2.2.2 Using the LasiDrc Program

To perform a design rule check (DRC) of a layout, simply select **LasiDrc**, from the LASI system menu, followed by **Setup**. Enter the name of the cell (see below) to be checked and type cn20.drc as the name of the check file. Since we only know two design rules at this point, that is, from Fig. 2.7 checks 1 and 2, the starting check should be 1 and the finish check should be 2. To start the program, select **Go** on the top of the LASIDRC screen (after closing the setup screen). If there is an error a bit map of the layout will be generated (and can be viewed with the **Map** command) and the error will be reported in a report file (which can be read using the **Read** command). The DRC will be performed on the *section* of layout shown in the drawing display just prior to calling the LASIDRC program or after the **Save** command is used if the DRC program is already open. To DRC the entire cell, press the **Fit** command button on the DRC setup screen. This feature can be used to decrease the time it takes to perform a DRC by DRCing only the specific areas of interest.

LASIDRC 6.0 Image: C:\LASIG\Wen20	_ & ×
	 ■ Menu 1
Name of Cell to DRC TEST2 Name of Check File CN20.DRC Start Check 1 Finish Check 2 Lambda Size in um 1.	Drw sDrw nfo Show Attr Arc Sort Font SCEI CSiz SLyr cWth aur Wdth
Resolution 1.um Distance 1.um Checking Windows Area Bottom 0.um Reset	Win rWin Cmd Grid Grid dGrid
Scan Left 525.6um Scan Right 25.6um Scan Bottom 520.48um Scan Top 20.48um Fit	Obj Text Add Del Get Put
Enable SCPY File Limit 10 Enable PAUSE Pause Time 5 F Erase Old Report File	Get CPut Get tPut Put wGet
Name of Report File LASIDRC.RPT OK Cancel	Mov cMov Mov vStp Cpy pRev Beg pEnd
Get (Pt.1) x=-3.95 y=13.5 Using Layer Table WIDFCFD INTOFR T wGrd=1um ObjePAD 0 Cells 0 Boxes 0 Paths 0 Vtx	_Cut Join

2.3 Resistance Calculation

In addition to serving as a region in which to build PMOS transistors, n-wells are sometimes used to create integrated resistors. The resistance of a material is a function of the materials resistivity, ρ , and the materials dimensions. For example, the slab of material in Fig. 2.8 between the two leads has a resistance given by