


PORTAS NAND E NOR: LÓGICA COMBINATÓRIA

**NAND**

A	B	A·B	$\overline{A \cdot B}$
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

PULL-UP (PUN)  
 - Trans PMOS  
 - DUAL PDN



LÓGICA NEGATIVA!  
 $\overline{A+B} = \overline{A \cdot B}$

OUT =  $\overline{A \cdot B}$

DUAL


Leis de De Morgan

$\overline{A+B} = \overline{A} \cdot \overline{B}$

$\overline{A \cdot B} = \overline{A} + \overline{B}$

PULL DOWN (PDN)


- Trans NMOS



$\overline{A \cdot B}$


**NOR**

A	B	A+B	$\overline{A+B}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0



$\overline{A+B} = \overline{A} \cdot \overline{B}$

OUT



A+B



CIRCUITOS COMPLEXOS EM LÓGICA COMPLEMENTAR

Exemplo

Implementar

$F = \overline{[(A \cdot B) + (C \cdot D)]} = \overline{A \cdot B} \cdot \overline{C \cdot D}$

$= (\overline{A} + \overline{B}) \cdot (\overline{C} + \overline{D})$



Exemplo

Implementar

$$Z = \bar{A} + BC$$


$$Z = \overline{\bar{A} \cdot \overline{BC}}$$

$$Z = \overline{\bar{A} \cdot \overline{B \cdot C}}$$

$$Z = \overline{\bar{A} \cdot (\bar{B} + \bar{C})} \leftarrow \text{PDN}$$

$$Z = \overline{\bar{A} \cdot (\bar{B} + \bar{C})}$$
$$= \bar{A} + \overline{(\bar{B} + \bar{C})}$$

$$= \bar{A} + (\bar{B} \cdot \bar{C}) \leftarrow \text{PON}$$



Exemplo

Implementar

$$Z = A + \bar{B}C + CD = A + C \cdot (\bar{B} + D)$$


$$Z = \overline{\bar{A} \cdot \overline{C \cdot (\bar{B} + D)}} = \overline{\bar{A} \cdot \overline{C \cdot (\bar{B} + D)}}$$

$$= \overline{\bar{A} \cdot [\bar{C} + \overline{(\bar{B} + D)}]} = \overline{\bar{A} \cdot [\bar{C} + (B \cdot \bar{D})]}$$

$$Z = \overline{\bar{A} \cdot [\bar{C} + B\bar{D}]}$$

$$= \bar{A} + \overline{(\bar{C} + B\bar{D})}$$

$$= \bar{A} + (\bar{C} \cdot \overline{B\bar{D}}) = \bar{A} + (\bar{C} \cdot (\bar{B} + \bar{\bar{D}}))$$



Exemplo Implementar a porta OU exclusivo XOR

A	B	XOR
0	0	0
0	1	1
1	0	1
1	1	0

$$XOR = \overline{A}B + A\overline{B} = \overline{A}B + \overline{A\overline{B}}$$

$$= (A+B) \cdot (\overline{A}+B)$$


ALTERNATIVA

$$XOR = \overline{A}B + A\overline{B}$$

$$XOR = \overline{A}B + A\overline{B}$$


$$= \overline{A}B + \overline{A\overline{B}}$$

$$= (\overline{A}+B) \cdot (\overline{A}+B)$$



DI MENSIONAMENTO DOS TRANSISTORES PARA  $t_{PLH} = t_{PHL}$

Exemplo INVERSOR



$$I_D = k_p \frac{W}{L} \left( (V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right)$$

$$I_D \approx k_p \frac{W}{L} (V_{GS} - V_T) V_{DS}$$

$$\frac{1}{R} = \frac{\partial I_D}{\partial V_{DS}} = k_p \frac{W}{L} (V_{GS} - V_T)$$

$$\tau = RC$$


$$\frac{V_{DD}}{2} = V_{DD} e^{-\tau/RC}$$

$$t_{PLH} \approx 0.69 R_p C_L$$


$$t_{PHL} \approx 0.69 R_n C_L$$

IDEAL  $t_{PLH} = t_{PHL} \Leftrightarrow R_p = R_n$

NAND



WORST CASE



$R_{p\text{equivalente}} = R_p$



$R_{n\text{equivalente}} = 2 \times R_n$

logo  $t_{pHL} = 2 t_{pLH}$



a menos que se diminua o valor de  $R_n$  para metade (factor 1/2)

Recapitulando

transistors em serie




transistors em paralelo



SOLUÇÃO

NAND

sendo  $\mu_n = 3/\mu_p \Rightarrow W_p = 3 \cdot W_n$




$t_p = 2 \cdot t_{p0}$

$t_p = 2 \cdot t_{p0}$

$C_{gn} = (2) \times [2W_0 \times L] C_{ox}$   
 $C_{dbn} = 2W_0 L_{de} C_{DB}$

INVERSOR



$t_p = t_{p0}$

capacitância de carga intrínseca

$C_L = (C_{gn} + C_{gp}) + (C_{dbn} + C_{dbp})$

$C_L = (2 + \alpha) C_{gn} + (2 + \alpha) C_{dbn} = (1 + \alpha) C_{gn} + (1 + \alpha) C_{dbn}$

$t_p = 0.69 R_n C_L$


$t_p \propto C_L$

$C_{gn} = W_0 L C_{ox}$

$C_{db} = W_0 L_{de} C_{DB}$

$2 \times 3 W_0$

$2 \times 3 W_0$



$C_L = (1 + 2\alpha) C_{gn} + (1 + 2\alpha) C_{dbn}$

$t_p \approx N \cdot t_{p0}$  sendo N o número de entradas


Muito embora o NOR seja mais lento que o NAND

NAND

NOR

# OUTRAS FAMILIAS LÓGICAS


## RATIOED LOGIC — Lógica baseada numa divisão de tensão



$$V_{OL} = \frac{R_{PDN}}{R_L + R_{PDN}} V_{DD}$$

ideal  $R_L \gg R_{PDN}$   
 MAS  $R_L$  grande significa  $t_{pLH} \gg t_{pHL}$


## NMOS LOGIC



$$I_L = \frac{K_{PN}}{2} |V_{TN}|^2$$

$$V_{OL} = R_{PDN} * I_L$$

## PSEUDO-NMOS



$$I_L = \frac{K_{PP}}{2} (V_{DD} - |V_{TP}|)^2$$

$V_{OL}$  calculado com PMOS EM SATURAÇÃO  
 NMOS EM Z. LINEAR

$$I_D \left[ \frac{W}{L}_n \frac{K_{PN}}{2} (V_{DD} - V_{TN}) V_{OL} - \frac{V_{OL}^2}{2} \right] = \frac{W}{L}_p \frac{K_{PP}}{2} (V_{DD} - |V_{TP}|)^2$$

para  $V_{TP} = V_{TN}$ ,  $V_{OL} = (V_{DD} - V_T) \left( 1 - \sqrt{1 - \frac{K_{PP}}{K_{PN}}} \right)$

ideal  $\frac{W}{L}_n K_{PN} \gg K_{PP} \frac{W}{L}_p$

$V_M \rightarrow$   
 $(V_{IN} = V_{OUT})$

PMOS z. linear  
 NMOS em saturação

$$I_D = \frac{K_{PN}}{2} \left( \frac{W}{L} \right)_n (V_M - V_{TN})^2 = \frac{K_{PP}}{1} \left( \frac{W}{L} \right)_p \left[ (V_{DD} - |V_{TP}|) (V_{DD} - V_M) - \frac{V_{DD}^2}{2} \right]$$


$$V_M = V_T + (V_{DD} - V_T) \sqrt{\frac{K_{PP} \left( \frac{W}{L} \right)_p}{K_{PN} \left( \frac{W}{L} \right)_n + K_{PP} \left( \frac{W}{L} \right)_p}}$$

## Problema

- função de transferência assimétrica
- não dimensionado  $\Rightarrow$  perde n. função
- dissipação estática de potência  $P_{II} = V_{DD} \times \frac{K_{PP}}{1} \left( \frac{W}{L} \right)_p (V_{DD} - |V_{TP}|)^2$

# DIFFERENTIAL CASCADE VOLTAGE LOGIC (DCVSL)

- Princípio dois PDN's que são complementares



OBJECTIVO Eliminar o consumo estático de corrente


$$PDN2 = \overline{PDN1}$$

EXEMPLO DO EXCLUSIVO

A	B	XOR	$\overline{XOR}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1


$$XOR = A\bar{B} + \bar{A}B$$

$$\overline{XOR} = \bar{A}\bar{B} + AB$$




# PASS TRANSISTOR LOGIC


## Transmission gate (porta de transmissão)





$$\frac{1}{R_{eq}} = \frac{1}{R_{onPMOS}} + \frac{1}{R_{onNMOS}}$$



SIÍMBOLO




## EXEMPLO: MULTIPLEXER DE 2 ENTRADAS





# MULTIPLEXER DE 4 ENTRADAS


$$OUT = A (S_1 \cdot S_2) + B (S_1 \cdot \bar{S}_2) + C (\bar{S}_1 \cdot S_2) + D (\bar{S}_1 \cdot \bar{S}_2)$$



o multiplexar é tb o de-multiplexar — basta inventar o sentido dos sinais! NOTAR ainda que isto é um MX DE MX ANALÓGICO!

ISSUE GLITCHES — Ocorrem qdo os tempos de propagação não são iguais para todos os sinais.

Exemplo



CONDICAO INICIAL  $OUT1 = OUT2 = OUT3 = OUT4 = OUT5 = 1$

AO fim de 1 tp todas as saídas vem temporariamente a 0!